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Abstract. Neural architecture search (NAS) has shown promising re-
sults discovering models that are both accurate and fast. For NAS, train-
ing a one-shot model has become a popular strategy to rank the rela-
tive quality of different architectures (child models) using a single set of
shared weights. However, while one-shot model weights can effectively
rank different network architectures, the absolute accuracies from these
shared weights are typically far below those obtained from stand-alone
training. To compensate, existing methods assume that the weights must
be retrained, finetuned, or otherwise post-processed after the search is
completed. These steps significantly increase the compute requirements
and complexity of the architecture search and model deployment. In this
work, we propose BigNAS, an approach that challenges the conventional
wisdom that post-processing of the weights is necessary to get good pre-
diction accuracies. Without extra retraining or post-processing steps, we
are able to train a single set of shared weights on ImageNet and use
these weights to obtain child models whose sizes range from 200 to 1000
MFLOPs. Our discovered model family, BigNASModels, achieve top-
1 accuracies ranging from 76.5% to 80.9%, surpassing state-of-the-art
models in this range including EfficientNets and Once-for-All networks
without extra retraining or post-processing. We present ablative study
and analysis to further understand the proposed BigNASModels.
Keywords: Efficient Neural Architecture Search, AutoML
1 Introduction
Designing network architectures that are both accurate and efficient is crucial for
deep learning on edge devices. A single neural network architecture can require
more than an order of magnitude more inference time if it is deployed on a slower
device [38]. Furthermore, even two devices which have similar overall speeds (e.g.,
phone CPUs made by different manufacturers) can favor very different network
architectures due to hardware and device driver differences [34]. This makes it
appealing to not only search for architectures of varying sizes that are optimized
for specific devices, but also ensure that these models can be deployed effectively.
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Fig. 1: Comparison with several existing workflows. We use nested squares to
denote models with shared weights, and use the size of the square to denote the
size of each model. Workflow in the middle refers the concurrent work from [5],
where submodels are sequentially induced through progressive distillation and
channel sorting. We simultaneously train all child models in a single-stage model
with proposed modifications, and deploy them without retraining or finetuning.
In the past, to optimize network architectures for a single device and la-
tency target [32], Neural Architecture Search (NAS) methods [28, 39, 40] have
shown to be effective. While early NAS methods were prohibitively expensive
for most practitioners, recent efficient NAS methods based on weight sharing
reduce search costs by orders of magnitude [2,23,26,36]. These methods work by
training a super-network and then identifying a path through the network – a
subset of its operations – which gives the best possible accuracy while satisfying
a user-specified latency constraint for a specific hardware device. The advantage
of this approach is that we can train the super-network and then use it to rank
many different candidate architectures from a user-defined search space.
However, the absolute accuracies of predictions obtained from this super-
network are typically much lower than those of models trained from scratch in
stand-alone fashion [2]. For this reason, it is commonly assumed that significant
post-processing of the super-network’s weights is necessary to obtain high-quality
accuracies for model deployment. For example, one proposed solution is to re-
train a separate model for each device of interest and each latency budget of
interest [6, 34]. However, this incurs significant overhead, especially if the num-
ber of deployment scenarios is large. A second solution would be to post-process
the weights after training is finished; for example, using the progressive shrinking
heuristic proposed for Once-for-All networks [5]. However, this post-processing
step complicates the model training pipeline. Moreover, the child models from
Once-for-All networks [5] still requires fine-tuning with additional epochs (e.g .,
75 epochs on ImageNet) to achieve the best accuracies.
In this work, we reassess the popular belief that the retraining or post-
processing of the shared weights is necessary in order to obtain competitive
accuracies. We propose several techniques to bridge the gap between the dis-
tinct initialization and learning dynamics across small and big child models
with shared parameters. With these techniques, we are able to train a single-
stage model : a single model from which we can directly slice high-quality child
models without any extra post-processing.
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We search over a big single-stage model that contains both small child mod-
els (∼200 MFLOPs, comparable to MobileNetV3) and big child models (∼1
GFLOPs, comparable to EfficientNets). Different from existing one-shot meth-
ods [2, 4, 23,26,36], our trained single-stage model offers a much wider coverage
of model capacities, and more importantly, all child models are trained in a
way such that they simultaneously reach excellent performance at the end of
the search phase. Architecture selection can be then carried out via a simple
coarse-to-fine selection strategy. Once an architecture is selected, we can obtain
a child model by simply slicing the single-stage model for instant deployment
w.r.t. the given constraints such as memory footprint and/or runtime latency.
The workflow is illustrated in Figure 1.
The success of simplified BigNAS workflow relies on a single objective: how to
train a high-quality single-stage model? This objective is challenging on its own.
For example, we find that the training loss explodes if a big single-stage model
is not properly initialized; during the training process, big child models start to
overfit before small ones plateau; empirically bigger child models tend to overfit
more on the training data. To address these challenges, we systematically study
and revisit conventional training techniques of stand-alone networks, and adapt
them to train weight-sharing single-stage models. With the proposed techniques,
we are able train a high-quality single-stage model on ImageNet and obtain a
family of child models that simultaneously surpass all the state-of-the-art models
in the range of 200 to 1000 MFLOPs, including EfficientNets B0-B2 (1.6% more
accurate under 400 MFLOPs), without retraining or finetuning the child models
upon the completion of search. For example, one of our child models achieves
80.9% top-1 accuracy at 1G FLOPs (4× less computation than a ResNet-50).
2 Related Work
Earlier NAS methods [21,22,28,39,40] train thousands of candidate architectures
from scratch (on a smaller proxy task) and use their validation performance as
the feedback to an algorithm that learns to focus on the most promising regions
in the search space. More recent works have sought to amortize the cost by
training a single over-parameterized one-shot model. Each architecture in the
search space uses only a subset of the operations in the one-shot model; these
child models can be efficiently ranked by using the shared weights to estimate
their relative accuracies [2, 4, 6, 19,23,26,34–36].
As a complementary direction, resource-aware NAS methods are proposed
to simultaneously maximize prediction accuracy and minimize resource require-
ments such as latency, FLOPs, or memory footprints [3, 5, 10,31,32,34,36].
All the aforementioned approaches require two-stage training: once the best
architectures have been identified (either through the proxy tasks or using a
one-shot model), they have to be retrained from scratch to obtain a final model
with higher accuracy. In most of these existing works, a single search experiment
only targets a single resource budget or a narrow range of resource budgets at a
time.
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To alleviate these issues, [5] proposed a progressive training approach (OFA)
concurrently with our work. The idea is to pre-train a single full network and
then progressively distill it to obtain the smaller networks. Moreover, a channel
sorting procedure is required to progressively construct the smaller networks. In
our proposed BigNAS, however, all the child models in the single-stage model
are trained simultaneously, allowing the learning of small and big networks to
mutually benefit each other. During the training, we always keep lower-index
channels in each layer and lower-index layers in each stage for our child models,
eliminating the sorting procedure. Our BigNAS is able to handle a wider set
of models (from 200 MFLOPs to 1 GFLOPs) and offers a better coverage over
diverse deployment scenarios and varied resource budgets.
Our work shares high-level similarities with slimmable networks [36–38] in
terms of training a single shared set of weights which can be used for many child
models. However, while slimmable networks are specialized to vary the number
of channels only, we are able to handle a much larger space where many architec-
tural dimensions (kernel and channel sizes, network depths, input resolutions) are
searched simultaneously, subsuming and outperforming the manually-designed
scaling heuristics in EfficientNets [33].
3 Architecture Search with Single-Stage Models
Our proposed method consists of two steps:
1. We train a big single-stage model from which we can directly sample or slice
different architectures as child models for instant inference and deployment.
In contrast to previous works, our training is single-stage. In other words:
the trained model weights from a search can be directly used for deployment,
without any need to retrain them from scratch (e.g. [2, 4, 10, 23, 26, 31, 36])
or otherwise post-process them (e.g ., [5]).
2. Architecture selection using a simple coarse-to-fine selection method to find
the most accurate model under the given resource constraints (for exam-
ple, FLOPs, memory footprint and/or runtime latency budgets on different
devices).
In the following, we will first systematically study how to train a high-
quality single-stage model from five aspects: network sampling during training,
inplace distillation, network initialization, convergence behavior and regulariza-
tion. Then we will present a coarse-to-fine approach for efficient resource-aware
architecture selection.
3.1 Training a High-Quality Single-Stage Model
Training a high-quality single-stage model is important and highly non-trivial
due to the distinct initialization and learning dynamics of small and big child
models. In this section, we first generalize two techniques originally introduced
by [37] to simultaneously train a set of high-quality networks with different
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channel numbers, and show that both can be extended to handle a much larger
space where the architectural dimensions, including kernel sizes, channel num-
bers, input resolutions, network depths are jointly searched. We then present
three additional techniques to address the distinct initialization and learning
dynamics of small and big child models.
Sandwich Rule. In each training step, given a mini-batch of data, the
sandwich rule [37] samples the smallest child model, the biggest (full) child
model and N randomly sampled child models (N = 2 in our experiments). It
then aggregates the gradients from all sampled child models before updating
the weights of the single-stage model. As multiple architectural dimensions are
included in our search space, the “smallest” child model is the one with lowest
input resolution, thinnest width, shallowest depth, and smallest kernel size (the
kernel of the depthwise convolutions in each inverted residual block [29]). The
motivation is to improve all child models in our search space simultaneously, by
pushing up both the performance lower bound (the smallest child model) and
the performance upper bound (the biggest child model) across all child models.
Inplace Distillation. During the training of a single-stage model, inplace
distillation [37] takes the soft labels predicted by the biggest possible child model
(full model) to supervise all other child models. The benefit of inplace distillation
comes for free in our training setting, as we always have access to the predictions
of the largest child model in each gradient update step thanks to the sandwich
rule. We note that all child models are only trained with the inplace distillation
loss, starting from the first training step to the end of the training. The tem-
perature hyper-parameter or the mixture of distillation/target loss [15] are not
used in our experiments for the sake of simplicity.
During training, input images are randomly cropped as a preliminary data
augmentation step. When distilling a high-resolution teacher model into a low-
resolution student model, we find that it is helpful to feed the same image patches
into both the teacher and the student. In our data preparation, we first randomly
crop an image with a fixed resolution (on ImageNet we use 224), and then apply
bicubic interpolation to the same patch to transform it into all target resolutions
(e.g ., 192, 288, 320, etc.). In this case, soft labels predicted by the biggest child
model (the teacher) are more compatible with the inputs seen by other child
models (the students). Therefore this can serve as a more accurate distillation
signal. Our preliminary results show that this leads to ∼ 0.3% improvement
on average top-1 accuracy for child models compared with sampling different
patches.
Initialization. When we first tried to train bigger and deeper single-stage
models, we found that training was highly unstable, and that the training loss
exploded when we used learning rates optimized for training a normal neural
network. The training started to work when we reduced the learning rate to 30%
of its original value, but this configuration lead to much worse results (∼ 1.0%
top-1 accuracy drop on ImageNet).
While stabilize model training is in general a complex and open-ended prob-
lem, we found that in this case a simple change to our setup was sufficient to
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stabilize training. As all child models in our search space are residual networks,
we initialize the output of each residual block (before skip connection) to an all-
zeros tensor by setting the learnable scaling coefficient γ = 0 in the last Batch
Normalization [20] layer of each residual block, ensuring identical variance be-
fore and after each residual block regardless of the fan-in. This initialization is
originally mentioned in [9] which improves accuracy by ∼ 0.2% in their setting,
yet is more critical in our setting (improving by ∼ 1.0%). We also additionally
add a skip connection in each stage transition when either resolutions or chan-
nels differ (using 2× 2 average pooling and/or 1× 1 convolution if necessary) to
explicitly construct an identity mapping [13].
Convergence Behavior. In practice, we find that big child models converge
faster while small child models converge slower. Figure 2a shows the typical
learning curves during the training of a single-stage model, where we plot the
validation accuracies of a small and a big child model over time. This reveals a
dilemma: at training step t when the performance of big child models peaks, the
small child models are not fully-trained; and at training step t′ when the small
child models have better performance, the big child models already overfitted.
(a)
Constant Ending
(b)
Fig. 2: On the left, we show typical accuracy curves during the training process
for both small and big child models. It reveals a common dilemma in training big
single-stage models: at training step t when the performance of big child models
peaks, the small child models are not fully-trained; and at training step t′ when
the small child models have better performance, the big child models already
overfitted. On the right, we plot the simple modified learning rate schedules
with constant ending to address this issue.
To address this issue, we put our focus on the learning rate schedule. We
first plot the optimized and widely used exponentially decaying learning rate
schedule for MobileNet-series [16, 17, 29], MNasNets [32] and EfficientNets [33]
in Figure 2b. We introduce a simple modification to this learning rate schedule,
named exponentially decaying with constant ending, which has a constant learn-
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ing rate at the end of training when it reaches 5% of the initial learning rate
(Figure 2b). It brings two benefits. First, with a slightly larger learning rate at
the end, the small child models learn faster. Second, the constant learning rate
at the end alleviates the overfitting of big child models as the weights oscillate.
Regularization. Empirically when comparing training/validation losses, we
find big child models tend to overfit the training data whereas small child models
tend to underfit. In previous work, Bender et al. [2] apply the same weight
decay to all child models regardless whether they are small or big. To prevent
overfitting of larger networks, For EfficientNets, Tan et al. [33] found it helpful
to use larger dropout [30] rates for larger neural networks. This becomes even
more complicated in our context of training big single-stage models, due to
the interplay among the small child models and big child models with shared
parameters. Nevertheless, we introduce a simple rule that is surprisingly effective
for this problem: regularize only the biggest (full) child model (i.e., the only
model that has direct access to the ground truth training labels since other child
models are trained with inplace distillation only). We simply apply this rule to
both weight decay and dropout, and empirically demonstrate its effectiveness in
our experiments.
Batch Norm Calibration. Batch norm statistics are not accumulated when
training the single-stage model as they are ill-defined with varying architectures.
After the training is completed, we re-calibrate the batch norm statistics (fol-
lowing Yu et al. [37]) for each sampled child model for deployment without
retraining or finetuning any network parameters.
3.2 Coarse-to-fine Architecture Selection.
After training a single-stage model, one needs to select the best architectures
w.r.t. the resource budgets. Although obtaining the accuracy of a child model
is cheap, the number of architecture candidates is extremely large (more than
1012). To address this issue, we propose a coarse-to-fine strategy where we first
try to find a rough skeleton of promising network candidates in general, and
then sample multiple fine-grained variations around each skeleton architecture
of interest.
Specifically, in the coarse-grained phase, we define a limited input resolution
set, depth set (global depth multipliers), channel set (global width multipliers)
and kernel size set, and obtain benchmarks for all child models in this restricted
space. This is followed by a fine-grained search phase, where we first pick the
best network skeleton satisfying the given resource constraint found in the pre-
vious phase, and then randomly mutate its network-wise resolution, stage-wise
depth, number of channels and kernel sizes to further discover better network
architectures. Finally, we directly use the weights from the single-stage model
for the induced child models without any retraining or finetuning. More details
will be presented in the experiments.
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4 Experiments
In this section, we first present the details of our search space, followed by our
main results compared with the previous state-of-the-arts in terms of both accu-
racy and efficiency. Then we conduct an extensive ablative study to demonstrate
the effectiveness of our proposed modifications. Finally, we show the intermediate
results of our coarse-to-fine architecture selection.
4.1 Search Space Definition
Table 1: MobileNetV2-based search space.
Stage Operator Resolution #Channels #Layers Kernel Sizes
Conv 192× 192 - 320× 320 32 - 40 1 3
1 MBConv1 96× 96 - 160× 160 16 - 24 1 - 2 3
2 MBConv6 96× 96 - 160× 160 24 - 32 2 - 3 3
3 MBConv6 48× 48 - 80× 80 40 - 48 2 - 3 3, 5
4 MBConv6 24× 24 - 40× 40 80 - 88 2 - 4 3, 5
5 MBConv6 12× 12 - 20× 20 112 - 128 2 - 6 3, 5
6 MBConv6 12× 12 - 20× 20 192 - 216 2 - 6 3, 5
7 MBConv6 6× 6 - 10× 10 320 - 352 1 - 2 3, 5
Conv 6× 6 - 10× 10 1280 - 1408 1 1
Following previous resource-aware NAS methods [6, 16, 32–34], our network
architectures consist of a stack with inverted bottleneck residual blocks (MB-
Conv) [29]. We also insert a squeeze-and-excitation module [18] in each block
following EfficientNet [33] and MobileNetV3 [16]. The detailed search space is
summarized in Table 1. For the input resolution dimension, we sample from
set {192, 224, 288, 320}. By training on different input resolutions, we find our
trained single-stage model is able to generalize to unseen input resolutions during
architecture search or deployment (e.g ., 208, 240, 256, 272, 304, 336) after BN
calibration. For the depth dimension, our network has seven stages (excluding
the first and the last convolution layer). Each stage has multiple choices of the
number of layers (e.g ., stage 5 can pick any number of layers ranging from 2 to
6). Following slimmable networks [38] that always keep lower-index channels in
each layer, we always keep lower-index layers in each network stage (and their
weights). For weight sharing on the kernel size dimension in the inverted residual
blocks, a 3 × 3 depthwise kernel is defined to be the center of a 5 × 5 depth-
wise kernel. Both kernel sizes and channel numbers can be adjusted layer-wise.
The input resolution is network-wise and the number of layers is a stage-wise
configuration in our search space.
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4.2 Main Results on ImageNet
Group Model Family Params FLOPs Top-1
200M
FLOPs
MobileNetV1 0.5⇥ 1.3M 150M 63.3
MobileNetV2 0.75⇥ 2.6M 209M 69.8
AutoSlim-MobileNetV2 4.1M 207M 73.0
MobileNetV3 1.0⇥ 5.4M 219M 75.2
MNasNet A1 3.9M 315M 75.2
Once-For-All 4.4M 230M 76.0
Once-For-All finetuned 4.4M 230M 76.4
BigNASModel-S 4.5M 242M 76.5
400M
FLOPs
NASNet B 5.3M 488M 72.8
MobileNetV2 1.3⇥ 5.3M 509M 74.4
MobileNetV3 1.25⇥ 8.1M 350M 76.6
MNasNet A3 5.2M 403M 76.7
E cientNet B0 5.3M 390M 77.3
BigNASModel-M 5.5M 418M 78.9
600M
FLOPs
MobileNetV1 1.0⇥ 4.2M 569M 70.9
NASNet A 5.3M 564M 64.0
DARTS 4.9M 595M 73.1
E cientNet B1 7.8M 734M 79.2
BigNASModel-L 6.4M 586M 79.5
1000M
FLOPs
E cientNet B2 9.2M 1050M 80.3
BigNASModel-XL 9.5M 1040M 80.9
Fig. 3: Main results of BigNASModels on ImageNet.
We train our big single-stage model on ImageNet [8] using same settings
following our strongest baseline EfficientNets ( [33]: RMSProp optimizer with
decay 0.9 and momentum 0.9; batch normalization with post-calibration [37];
weight decaying factor 1e − 5; initial learning rate 0.256 that decays by 0.97
every 2.4 epochs; swish activation [27] and AutoAugment policy [7]. We train
our big single-stage model together with all techniques proposed in Section 3.1.
The learning rate is truncated to a constant value when it reaches 5% of its
initial learning rate (i.e., 0.0128) until the training ends. We apply dropout only
on training the full network with dropout ratio 0.2, and weight decaying only
on full network once in each training iteration. To train the single-stage model,
we adopt the sandwich sampling rules and inplace distillation proposed by [37].
After the training, we use a simple coarse-to-fine architecture selection to find
the best architecture under each interested resource budgets. We will show the
details of coarse-to-fine architecture selection in Section 4.4.
We show the performance benchmark of our model family, named BigNAS-
Models, in Figure 3. On the left we show the visualization of FLOPs-Accuracy
benchmarks compared with the previous arts including MobileNetV1 [17], NAS-
Net [40], MobileNetV2 [29], AutoSlim-MobileNetV2 [36], MNasNet [32], Mo-
bileNetV3 [16], EfficientNet [33] and concurrent work Once-For-All [5]. We show
the detailed benchmark results on the right table. For small-sized models, our
BigNASModel-S achieves 76.5% accuracy under only 240 MFLOPs, which is
1.3% better than MobileNetV3 in terms of similar FLOPs, and 0.5% better
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than ResNet-50 [12] with 17 × fewer FLOPs. For medium-sized models, our
BigNASModel-M achieves 1.6% better accuracy than EfficientNet B0. For large-
sized models where ImageNet classification accuracy saturates, our BigNASModel-
L still has 0.6% improvement compared with EfficientNet B2. Moreover, in-
stead of individually training models of different sizes, our BigNASModel-S,
BigNASModel-M and BigNASModel-L are sliced directly from one pretrained
single-stage model, without retraining or finetuning.
4.3 Ablation Study
Explode
Learn faster
Learn faster
Explode
Fig. 4: Focusing on the start of training. Ablation study on different ini-
tialization methods. We show the validation accuracy of a small (left) and big
(right) child model.
Ablation Study on Initialization. Previous weight initialization meth-
ods [11] are deduced from fixed neural networks, where the numbers of input
units is constant. However, in a single-stage model, the number of input units
varies across the different child models. In this part, we start with training
a single-stage model using He Initialization [11] designed for fixed neural net-
works. As shown in Figure 4, the accuracy of both small (left) and big (right)
child models drops to zero after a few thousand training steps during the learn-
ing rate warming-up [9]. The single-stage model is able to converge when we
reduce the learning rate to the 30% of its original value. If the initialization is
modified according to Section 3.1, the model learns much faster at the beginning
of the training (shown in Figure 4), and has better performance at the end of the
training (shown in Figure 5). Moreover, we are also able to train the single-stage
model with the original learning rate hyper-parameter, which leads to much bet-
ter performance for both small (Figure 5, left) and big (Figure 5, right) child
models.
Ablation Study on Convergence Behavior. During the training of a
single-stage model, the big child models converge faster and then overfit, while
small child models converge slower and need more training. In this part, we
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Fig. 5: Focusing on the end of training. Ablation study on different ini-
tialization methods. We show the validation accuracy of a small (left) and big
(right) child model.
show the performance after addressing this issue in Figure 6. We apply the
proposed learning rate schedule exponentially decaying with constant ending on
the right. The detailed learning rate schedules are shown in Figure 2b. We also
tried many other learning rate schedules with an exhaustive hyper-parameter
sweep, including linearly decaying [25, 37] and cosine decaying [14, 24]. But the
performances are all worse than exponentially decaying.
Fig. 6: The validation accuracy curves during the training process for both small
and big child models before (left) and after (right) our modifications.
Ablation Study on Regularization. Big child models are prone to overfit-
ting on the training data whereas small child models are prone to underfitting. In
this part, we compare the effects of the regularization between two rules: (1) ap-
plying regularization on all child models [2], and (2) applying regularization only
on the full network. Here the regularization techniques we consider are weight
decay with factor 1e− 5 and dropout with ratio 0.2 (the same hyper-parameters
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Fig. 7: The validation accuracy of a small (left) and big (right) child model using
different regularization rules.
used in training previous state-of-the-art mobile networks). In Figure 7, we show
the performance of both small (left) and big (right) child models using differ-
ent regularization rules. On the left, the performance of small child models is
improved by a large margin (+0.5 top-1 accuracy) as it has less regularization
and more capacity to fit the training data. Meanwhile on the right, we found
the performance of the big child model is also improved slightly (+0.2 top-1
accuracy).
4.4 Coarse-to-fine Architecture Selection
After the training of a single-stage model, we use coarse-to-fine architecture se-
lection to find the best architectures under different resource budgets. During
the search, the evaluation metrics can be flexible including predictive accuracy,
FLOPs, memory footprint, latency on various different devices, and many others.
It is noteworthy that we pick the best architectures according to the predictive
accuracy on training set, because we used all training data for obtaining our
single-stage model (no retraining from scratch), and the validation set of Ima-
geNet [8] is being used as “test set” in the community. In this part, we first show
an illustration of our coarse-to-fine architecture selection with the trained big
single-stage model in Figure 8. The search results are based on FLOPs-Accuracy
benchmarks (as FLOPs are more reproducible and independent of the software
version, hardware version, runtime environments and many other factors).
During the coarse-to-fine architecture selection, we first find rough skele-
tons of good candidate networks. Specifically, in the coarse selection phase, we
pre-define five input resolutions (network-wise, {192, 224, 256, 288, 320}), four depth
configurations (stage-wise via global depth multipliers [33]), two channel con-
figurations (stage-wise via global width multipliers [17]) and four kernel size
configurations (stage-wise), and obtain all of their benchmarks (shown in Fig-
ure 8 on the left). Then under our interested latency budget, we perform a
fine-grained grid search by varying its configurations (shown in Figure 8 on the
right). For example, under FLOPs near 600M we first pick the skeleton of the
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Fig. 8: Benchmark results of coarse-to-fine architecture selection. The red dot
in coarse-grained architecture selection is picked and mutated for fine-grained
architecture selection.
red dot shown in Figure 8. We then perform additional fine-grained architec-
ture selection by randomly varying the input resolutions, depths, channels and
kernel sizes slightly. We note that the coarse-to-fine architecture selection is flex-
ible and not very exhaustive in our experiments, yet it already discovered fairly
good architectures as shown in Figure 8 on the right. For the FLOPs near 650M,
we finally select the child model with input resolution 256, depth configuration
{1:2:2:2:4:4:1}, channel configuration {32:16:24:48:88:128:216:352:1408} and kernel size config-
uration {3:3:5:3:5:5:3}. After training of the single-stage model, the post-search step
is highly parallelizable and independent of training.
5 Analysis of BigNASModel
Finetuning child models sampled from BigNASModel. In previous
sections we have reported the accuracies of child models from a single trained
BigNASModel without finetuning, what if we do finetune it? To understand
whether the trained BigNASModel has reached relatively optimal accuracies,
we conduct experiments to finetune these child models (i.e., BigNASModel-S,
BigNASModel-M, BigNASModel-L, BigNASModel-XL) for additional 25 epochs
under different constant learning rates separately. Table 2 shows that finetuning
in our setting no longer improves accuracy significantly.
Training the architectures of child From Scratch. We further study
the performance when these selected child models are trained from scratch with
or without distillation. We implement two distillation variants. The first distil-
lation, referred as Distill (A), is a simple distillation [15] without temperature.
The teacher network is trained with dropout and label smoothing following our
training pipeline. The student network is trained with distillation loss only from
soft-predictions of the teacher network. The second distillation method, referred
as Distill (B), is inplace distillation [37] where we jointly train a teacher and stu-
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Table 2: Analysis on Child Models sampled from BigNASModel. We compare the
ImageNet validation performance of (1) child model directly sampled from Big-
NASModel without finetuning (w/o Finetuning), (2) child model finetuned with
various constant learning rate (w/ Finetuning at different lr). Blue subscript in-
dicates the performance improvement while Red subscript indicates degradation.
Child Model w/o Finetuning w/ Fintuning w/ Fintuning w/ Fintuning
lr = 0.01 lr = 0.001 lr = 0.0001
BigNASModel-S 76.5 74.6 (-1.9) 76.4 (-0.1) 76.5 (0.0)
BigNASModel-M 78.9 76.7 (-2.2) 78.8 (-0.1) 78.8 (-0.1)
BigNASModel-L 79.5 77.9 (-1.6) 79.6 (+0.1) 79.7 (+0.2)
BigNASModel-XL 80.9 79.0 (-1.9) 80.6 (-0.3) 80.8 (-0.1)
Table 3: Analysis on training child architectures from scratch. We compare the
ImageNet validation performance of (1) child model directly sampled from Big-
NASModel without finetuning (w/o Finetuning), (2) child architectures trained
from scratch without distillation (FromScratch w/o distill), and (3) child archi-
tectures trained from scratch with two distillation methods A [15] and B [37]
(FromScratch w/ distill (A)/(B)).
Child Architecture w/o Finetuning FromScratch FromScratch FromScratch
w/o distill w/ distill (A) w/ distill (B)
BigNASModel-S 76.5 75.3 (-1.2) 75.3 (-1.2) 76.3 (-0.2)
BigNASModel-M 78.9 77.4 (-1.5) 77.4 (-1.5) 78.6 (-0.3)
BigNASModel-L 79.5 78.2 (-1.3) 77.9 (-1.5) 79.2 (-0.3)
BigNASModel-XL 80.9 79.3 (-1.6) 79.0 (-1.9) 80.4 (-0.5)
dent network from scratch with weight sharing. The student network is trained
with the soft-predictions of the teacher network only. The Distill (B) is most
similar to the distillation used in training BigNASModel. We note that although
it is commonly believed that distillation can improve regularization, we found
that the simple Distill (A) method does not help in EfficientNet-based architec-
tures. Table 3 shows that the accuracies of child models slightly benefit from
jointly training a weight-sharing single-stage model, which is consistent to the
observations in previous work [37].
6 Conclusion
We presented a novel paradigm for neural architecture search by training a
single-stage model, from which high-quality child models of different sizes can
be induced for instant deployment without retraining or finetuning. With several
proposed techniques, we obtain a family of BigNASModels as slices in a big pre-
trained single-stage model. These slices simultaneously surpass all state-of-the-
art ImageNet classification models ranging from 200 MFLOPs to 1 GFLOPs.
We hope our work can serve to further simplify and scale up neural architecture
search.
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A Architectures of BigNASModel
We show the architecture visualization of the single-stage model and child mod-
els BigNASModel-S, BigNASModel-M, BigNASModel-L, BigNASModel-XL in
Figure 1. The child models are directly sliced from the single-stage model with-
out retraining or finetuning. Compared with the compound model scaling heuris-
tic [33], our child models have distinct architectures across all dimensions. For ex-
ample, comparing BigNASModel-XL with EfficientNet-B2, the EfficientNet-B2
has input resolution 260, channels {40:24:32:40:88:128:216:352:1408}, kernel sizes {3:3:5:3:5:5:3}
and stage layers {2:3:3:4:4:5:2}. Our BigNASModel-XL achieves 80.9% top-1 accu-
racy under 1040 MFLOPs, while EfficientNet-B2 achieves 80.3% top-1 accuracy
under 1050 MFLOPs.
B Learning Rate Schedule: Exponentially Decaying with
Constant Ending
To address the distinct convergence behaviors among small and big child models,
we proposed to train with a constant ending learning rate where we pick the 5%
of the initial learning rate as the minimum. We note that 5% was meant to be
a small constant value and was not specifically tuned. We conducted additional
experiments in this section and verified that the results are insensitive w.r.t.this
hyper-parameter. For example, we trained a weight-shared model based on small
and big EfficientNet with different minimum learning rate values: 3%, 5%, 8%,
10% and the average performance is similar as shown in Table 1.
C Implementation Details
We implement all training and coarse-to-fine architecture selection algorithms on
TensorFlow framework [1]. All of our experiments are conducted on 8×8 TPUv3
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Table 1: Exponentially Decaying with Constant Ending learning rate schedule.
We trained a weight-shared model based on small and big EfficientNet with
different minimum learning rate values: 3%, 5%, 8%, 10% and the average Top-1
accuracy is similar.
% of initial LR Smallest Model Biggest Model Average
3% 76.5 80.8 78.7
5% 76.4 81.1 78.8
8% 76.3 81.3 78.8
10% 76.3 81.3 78.8
pods. For ImageNet experiments, we use a total batch size 4096. Our single-stage
model has sizes from 200 to 2000 MFLOPs, from which we search architectures
from 200 to 1000 MFLOPs. To train a single-stage model, it roughly takes 36
hours.
Training on TPUs requires defining a static computational graph, where the
shapes of all tensors in that graph should be fixed. Thus, during the training
we are not able to dynamically slice the weights, select computational paths or
sample many input resolutions. To this end, here we provide the details of our
implementation for training single-stage models on TPUs. On the dimensions of
kernel sizes, channels, and depths, we use the masking strategy to simulate the
weight slicing or path selection during the training (i.e., we mask out the rest
of the channels, kernel paddings, or the entire output of a residual block). On
the dimension of input resolutions, in each training iteration, our data pipeline
provides same images with four fixed resolutions ({192, 224, 288, 320}) which are
paired with the model sizes. The smallest child model is always trained on the
lowest resolution, while the biggest child model is always trained on the highest
resolution. For all other resolutions the models are randomly varied on kernel
sizes, channels, and depths. By this implementation, our trained single-stage
model is able to provide high-quality child models across all these dimensions.
For inference, we directly declare a child model architecture and load the sliced
weights from the single-stage model. To slice the weights, we always use lower-
index channels in each layer, lower-index layers in each stage, and the center
3× 3 depthwise kernel from a 5× 5 depthwise kernel.
For the data prefetching pipeline, we need multiple image input resolutions
during the training. We first prefetch a batch of training patches with a fixed
resolution (on ImageNet we use 224) with data augmentations, and then resize
them with bicubic interpolation to our target input resolutions (e.g ., 192, 224,
288, 320). We note that during inference, the single-crop testing accuracy is
reported. Importantly, for testing data prefetching pipeline, we also prefetch
a 224 center crop first and then resize to the target resolution to avoid the
inconsistency.
During the training, we use cross-replica (synchronized) batch normalization
following EfficientNets [33]. To enable this, we also have to use stateless random
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sampling function 3 since naive random sampling function 4 leads to different
sampled values across different TPU cores. The input seed of stateless random
sampling functions is the global training step plus current layer index so that
the trained single-stage model can provide child models with different layer-
wise/stage-wise configurations.
3 https://www.tensorflow.org/api_docs/python/tf/random/stateless_uniform
4 https://www.tensorflow.org/api_docs/python/tf/random/uniform
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Fig. 1: Architecture visualization of the single-stage model and child mod-
els BigNASModel-S, BigNASModel-M, BigNASModel-L, BigNASModel-XL. All
child models are directly sliced from the single-stage model without retraining
or finetuning.
